

FIG. 1A
 (PRIOR ART)

FIG. 1B
 (PRIOR ART)




FIG. 2




FIG. 3




FIG. 4




FIG. 5

FCRAM OR NWRAM





FIG. 6

DDR 2		FCRAM OR NWRAM
CLK · $\overline{\text{CLK}}$	\longleftrightarrow	CLK · $\overline{\text{CLK}}$
CKE	\longleftrightarrow	$\overline{\text{PD}}$
$\overline{\text{CS}}$	\longleftrightarrow	$\overline{\text{CS}}$
$\overline{\text{RAS}}$	\longleftrightarrow	FN
$\overline{\text{CAS}}$	\longleftrightarrow	OPEN
$\overline{\text{WE}}$	\longleftrightarrow	OPEN
DQS · $\overline{\text{DQS}}$	\longleftrightarrow	DQS · $\overline{\text{DQS}}$ OPEN UNLESS $\overline{\text{DQS}}$ IS AVAILABLE
DQ	\longleftrightarrow	DQ
DM	\longleftrightarrow	OPEN

FIG. 7



FF/G.

I/O PIN	USED PINS	CLK CLK' CS'	RAS CAS'
define	1st	CLK CLK' CS'	UNUSED
	2nd	CLK CLK' CS'	
READ	RDA	CLK CLK' L"	"H" "H" BA0 BA1 A(00)A(01)A(02)A(03)A(04)A(05)A(06)A(07)A(08)A(09)A(10)A(11)A(12)A(13)A(14)
	LAL	CLK CLK' H"	"H" "H" BA0 BA1 "0" "0" A(15)A(16)A(17)A(18)A(19)A(20)A(21) "0" "0" "0" "0" "0" "0" "0" "0"
4 BURST WRITE	WRA	CLK CLK' L"	"L" "H" BA0 BA1 A(00)A(01)A(02)A(03)A(04)A(05)A(06)A(07)A(08)A(09)A(10)A(11)A(12)A(13)A(14)
	LAL	CLK CLK' H"	"H" "H" BA0 BA1 "0" "0" A(15)A(16)A(17)A(18)A(19)A(20)A(21) "0" "0" "0" "0" "0" "0" "0" "H"
2 BURST WRITE FIRST HALF	WRA	CLK CLK' L"	"L" "H" BA0 BA1 A(00)A(01)A(02)A(03)A(04)A(05)A(06)A(07)A(08)A(09)A(10)A(11)A(12)A(13)A(14)
	LAL	CLK CLK' H"	"H" "H" BA0 BA1 "0" "0" A(15)A(16)A(17)A(18)A(19)A(20)A(21) "0" "0" "0" "0" "0" "0" "0" "L"
2 BURST WRITE LAST HALF	WRA	CLK CLK' L"	"L" "H" BA0 BA1 A(00)A(01)A(02)A(03)A(04)A(05)A(06)A(07)A(08)A(09)A(10)A(11)A(12)A(13)A(14)
	LAL	CLK CLK' H"	"H" "H" BA0 BA1 "0" "0" A(15)A(16)A(17)A(18)A(19)A(20)A(21) "0" "0" "0" "0" "0" "0" "0" "L"
REF	WRA	CLK CLK' L"	"L" "H" "H" "L"
	REF	CLK CLK' L"	"L" "H" "0"
			"H" "H" "0"
MRS	RDA	CLK CLK' L"	"H" "H" "0"
	MRS	CLK CLK' L"	"H" "H"

၈၆၆

[illegible]